

Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks

Thomas Carle, Hugues Cassé

▶ To cite this version:

Thomas Carle, Hugues Cassé. Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-Time Tasks. 34th International Conference on Architecture of Computing Systems (ARCS 2021), Jun 2021, Online, Germany. pp.19-34, 10.1007/978-3-030-81682-7_2. hal-03287067

HAL Id: hal-03287067 https://ut3-toulouseinp.hal.science/hal-03287067

Submitted on 8 Dec 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Static Extraction of Memory Access Profiles for Multi-core Interference Analysis of Real-time Tasks

Thomas Carle¹ and Hugues Cassé¹

Université Paul Sabatier, IRIT, CNRS, Toulouse, France name.surname@irit.fr

Abstract. We present a static analysis framework for real-time task systems running on multi-core processors. Our method analyzes tasks in isolation at the binary level and generates worst-case timing and memory access profiles. These profiles can then be combined to perform an interference analysis at the task system level, as part of a multi-core Worst-Case Response Time (WCRT) analysis. In this paper we introduce a formal description of the models and algorithmic building blocks composing our framework. We also discuss how the memory access profiles generated by our method could be used to feed existing state-of-the-art WCRT frameworks. To the best of our knowledge, it is the first time that a method is documented on how to produce sound, safe and precise inputs for interference analysis methods.

Keywords: Multicore architectures · Worst-Case Execution Time · Static analysis

1 Introduction

Worst-Case Execution Time (WCET) and Response Time (WCRT) analysis methods have existed for decades and are currently being used in the industry to provide static guarantees that tasks running in real-time systems will respect their deadlines. Such methods have been improved over the years in order to integrate the effects of complex hardware [1, 3] (e.g. pipelines, caches, branch predictors) and software [2] (e.g. preemption, mutual exclusion) mechanisms, but have mainly targeted single-core processors. The ongoing adoption of multicore architectures for the implementation of hard real-time systems raises new challenges for the research community. Indeed previously unseen phenomena appear in such architectures, which can have a significant impact on the execution time of the tasks that run in parallel. This so-called timing interference stems from the fact that while tasks run in parallel on separate cores, they share some hardware resources such as memories and interconnects. Classical timing analysis methods make the hypothesis that tasks run in isolation (either on completely isolated hardware or on the same core but at separate times). When tasks run in parallel, this hypothesis no longer holds, and some additional delay can be experienced if they try to access a shared resource simultaneously. As a result their actual execution time may exceed the WCET computed in isolation, thus voiding all timing guarantees.

Different methods have been developed to handle this phenomenon, such as predictable hardware components [10, 12, 19], extensions of previously existing WCRT analysis [5, 17] and interference-free execution models enforced through careful static scheduling and synchronization [8]. In this paper we focus on a mixed analysis/compilation framework based on the notion of Time Interest Points (TIPs), which was first introduced in [4]. In this framework, tasks are initially analyzed in isolation in order to pinpoint the instructions which may cause or suffer from interference at runtime (the TIPs). The result of this first phase is a representation of the worst case memory access profiles of the tasks in time, under the form of timed execution traces. This information is then abstracted as sequences of segments (one sequence per task) characterized by a worst-case duration and a worst-case number of memory accesses, to be combined in a static scheduling phase in which an interference analysis is performed. Finally, synchronizations are automatically injected in the code in order to enforce the schedule/response-time computed in the second phase. The main advantages of this method are:

- It is applicable to a wide range of Commercial Off The Shelf (COTS) processors. Some restrictions apply, but are not as strict as the ones imposed in predictable hardware components,
- It is applicable to legacy code, with minimal automatic code modifications, where existing methods based on static scheduling require heavy transformations of the source code of the tasks to make it comply with the execution model.
- The byproducts of the analyses of the first phase (traces and segments) can be used to feed state-of-the-art WCRT and Real-Time calculus [5, 17] analyses rather than a static scheduling back-end, in order to allow more dynamic implementations of the system, with minimal code adjustment (time-triggered or lock-based synchronizations, or thread yielding mechanisms and scheduler configuration).

In this paper we focus on architectures where all cores have a private scratchpad memory in which their code is loaded and are equipped with private L1 data caches and a shared memory bus implementing a greedy first-come first-served policy. In this context we provide a formal description of the models and algorithms which allow the abstraction of tasks binary code into time and memory access profiles, and discuss how these profiles can be fed to state-of-the-art analysis techniques for which, to the best of our knowledge, no method was yet provided to produce inputs.

2 Related Works

The real-time systems community has been working on the problem of multicore interference for nearly two decades now. A comprehensive survey on the topic has been published in [14]. In this section we position our work within the state-of-the-art, and focus on two existing analysis frameworks for which our results can be particularly useful. Reduction of Interference Through Predictable Execution: The framework we present here can be seen as a generalization of the PRedictable Execution Model (PREM) [16] for multi-core architectures, or as a relaxation of the constraints of the Acquisition-Execution-Restitution (AER) [8,18] execution model. The original idea of PREM was to avoid interference between memory accesses and asynchronous I/O traffic on a bus by carefully scheduling and enforcing the execution of tasks so that it does not occur in parallel with I/O interrupts or DMA transfers. The TIPs framework leverages this idea to the problem of multi-core interference analysis: the primary objective is to generate timing and memory access profiles of real-time tasks in order to statically schedule them on multi-core processors in a way that carefully accounts for, and possibly reduces the interference between them. The AER execution model aims at suppressing all interference by construction. The idea is to separate the execution of each task into three consecutive parts: the acquisition (A) of code and data for the task, the execution (E) of the task, and the restitution (R) of the outputs of the task to the shared memory. This separation is ensured either by the programmer or by the compiler [15]. Then the tasks are statically scheduled in a way that ensures that the A and R parts of the different tasks never occur in parallel. The TIPs framework implements the same idea, but the granularity at which it works (single memory accesses) is much finer, and it does not require to compile the task as three separate parts. This has multiple advantages such as the possibility to analyse and deploy legacy code with only small, automatic modifications (for synchronizations), and the limitation of the memory overhead due to static reservation in the AER model. Another difference is that TIPs allow the construction of programs in which some amount of interference can be tolerated (and statically quantified for compositionable processors [9]).

WCRT Analysis Frameworks: In [5] the authors present a WCRT analysis framework for sporadic task systems scheduled on multi-core processors using a preemptive fixed priority algorithm (and static partitioning of tasks on the cores). The authors consider that each possible execution trace of each task in the system is available for analysis, and from this set provide precise formulas to quantify the effect of interference between tasks on the shared elements of the target processor (memories, busses, processor time). This work extends classical WCRT analyses [11] by introducing new interference terms to cover the particularities of multi-core processors, and by making it possible to precisely account for the execution context of the tasks (i.e. which other tasks are running on the same core, or in parallel). These terms are computed by extracting worst-case information for any time interval of any given size on the execution traces of tasks. In [5] the authors discuss the empirical complexity of obtaining and manipulating the entirety of the execution traces for a task system corresponding to an industrial application. Their conclusion is that traces are a desirable abstraction of the tasks execution behavior since they can be easily manipulated and they express precisely the relation between the task and the shared resources. In particular they emphasize the fact that the worst case behavior of a task depends on its execution context, and that traces allow to exploit this. They conclude that

4 T. Carle and H. Cassé

although working on all execution traces is unfeasible for arbitrary applications, it is possible to feed the framework with a set of abstract traces which overestimate the worst case behaviors of the tasks. However nothing is said on how to obtain such an abstraction, nor on the potential costs of the various abstraction methods that could be used.

In [17] the authors provide a method close to real-time calculus [20] in order to compute the WCRT of a task system on a multi-core processor. Each task is represented as a sequence of time intervals, and for each time interval, a bound on the worst case number of memory accesses performed by the task is assumed to be known. Using this information, memory access arrival curves are derived and then combined to upper-bound the interference effect in time. A method is briefly sketched to derive the time intervals, which assumes precise knowledge on the tasks behavior (in particular local best and worst case execution times), but nothing is said on how this knowledge can be acquired in practice, nor on the abstraction cost of building the time intervals this way.

In Sec. 4 we discuss how the worst-case traces and the temporal segments that are generated by the TIPs framework could be good candidates to feed the analyses of [5] and [17]. This discussion is preceded by a precise description of these models, how they can be generated, and on the various optimization objectives that can be used to tune the analysis and their potential impact on the precision of the abstracted representations of the tasks.

3 Static Analysis Framework

In this section we first provide an overview of the TIPs static analysis framework, and then focus on each of the separate transformations that compose it.

3.1 Overview of the Method and Models

The TIPs static analysis framework processes a real-time task system by a sequence of analyzes and transformations, which are detailed in the next sections:

- In a first step (Sec. 3.2), each task is analyzed in isolation. Starting from the disassembled binary of a task, a Control Flow Graph (CFG) is constructed. The CFG is analyzed in order to extract TIPs, that is to say instructions which can produce or suffer from interference. In our current implementations, we focus on instructions which may generate traffic on the memory bus due to a data cache miss, but the method could be easily extended to misses from instruction caches. Other potential sources of interference such as shared L2 caches or effects from cache coherence protocols can also be modeled in the same framework, but are left for future work.
- Once the TIPs have been obtained, the CFG is transformed into a TIPs-Graph (Sec. 3.2 as well): a simplified control flow graph where the nodes correspond to the TIPs of the task, and the edges represent the possible control flow between the TIPs, in an abstract version. Nodes are labelled

with the number of memory accesses made by the corresponding TIP, and edges are labelled with the worst case execution time of any execution paths linking the source TIP and the destination TIP of the edge. This representation is TIP-centered, and simplifies the CFG while allowing the following analyses and transformations to remain conservative.

- The TIPsGraph is then used to enumerate execution traces using a working list algorithm (Sec. 3.3). The enumerated traces exhibit the occurrence of the TIPs in all possible executions of the task. For each trace, the TIPs execution dates are a worst-case approximations. The enumerated traces can be used as timed memory access profiles for the tasks in WCRT analyses, but may remain too complex to be used in practice for other methods (such as static scheduling).
- For uses for which the enumerated traces are too complex to be exploited, the traces for each task are then transformed into a sequence of so-called "time segments" (Sec. 3.4): each segment has a duration and a worst case number of memory accesses, and the sequence of segments represents an overapproximation of the number of memory accesses that can be performed by the task in the corresponding time windows.
- In the TIPs framework, the tasks of the system are then subjected to static scheduling, using their representation as sequences of segments (Sec. 4). During this step, an interference analysis is performed, which assumes that the processor architecture is time-compositionable [9], and its results are included in the schedule. Once an acceptable schedule (i.e. which respects all real-time constraints) has been found for the whole tasks system, synchronizations are automatically inserted in the binary code of the tasks to enforce the schedule.

In the remainder of this section we will provide more details and a formal representation for each of the aforementioned steps and models.

3.2 Extracting a TIPsGraph from a CFG

The analysis of each task τ in isolation starts working on the CFG $CFG_{\tau} = \{\mathcal{N}, \mathcal{E}\}$ of τ , where \mathcal{N} is the set of nodes called Basic Blocks (BBs) of the graph, and \mathcal{E} is the set of edges $e \in \mathcal{N} \times \mathcal{N}$ which represent the control flow of the application. In this model BBs are sequences of instructions $i_0, i_1, ..., i_n \in \mathcal{I}$ with a single entry point and a single exit point. Using MUST and MAY cache analyses [13], TIPs are pinpointed from the rest of the instructions. As stated before, a TIP is an instruction which may create or suffer from interference. Recall that in the scope of this paper we focus on multi-core architectures in which each core has a private L1 data cache, a private scratchpad holding the code to execute and all cores share a memory bus. In this context TIPs are the memory instructions which cannot be statically determined to always result in a hit (called in short Always Hit - AH) in the L1 data cache of the core which executes them. The objective of the first step of the analysis is to build for each task τ a TIPsGraph $TG_{\tau} = \{\mathcal{T}, \mathcal{E}_{TG}\}$ where $\mathcal{T} \subseteq \mathcal{I} \times \mathbb{N}$ is the set of TIPs of




Fig. 1: Example of CFGs and their corresponding TIPsGraphs

the task and $\mathcal{E}_{TG} \subseteq \mathcal{T} \times \mathcal{T} \times \mathbb{N}$ is the set of edges representing the control flow between TIPs. Each TIP $t \in \mathcal{T}$ is composed of an instruction t.i and of the worst case number of memory accesses that this instruction may perform when executed $t.\mu$. Each edge $e \in \mathcal{E}_{TG}$ is composed of a couple of TIPs (e.src, e.dst), as well as a conservative approximation of the worst case execution time (e.w)of the code portions between e.src.i and e.dst.i.

Property 1:
$$\forall e \in \mathcal{E}_{TG}, \ e = (i_j, i_k, e.w), \ \forall p \in PATHS(i_j, i_k),$$
$$e.w \geq WCET(p),$$

where $PATHS(i_j, i_k)$ is the set of possible execution paths between instructions $i_j.i$ and $i_k.i$, and WCET(p) is a conservative approximation of the WCET of the code portion composed of the instructions of p, which can be computed using a static analysis tool.

To ensure that a TIPsGraph covers the possible executions of the whole task it represents, we add two fictive nodes i_{start} and i_{end} which represent the entry and exit points of the task. Both $i_{start}.\mu$ and $i_{end}.\mu$ are equal to 0. Fig. 1a shows a TIPsGraph along with the CFG from which it was extracted. The TIPsGraph starts with node i_{start} and ends with node i_{end} . The rest of the nodes composing the TIPsGraph is extracted from the CFG: in this example we assume that four memory instructions may access the bus (the cache analysis did not result in AH for these). Each of them is represented in the TIPsGraph, as well as the possible control flow between them. Each arc records such a possible transition, and is labelled with the WCET of the portion(s) of code that are executed between the TIP instructions.

In order to correctly handle loops, a TIP i_{head} , with $i_{head}.\mu = 0$ is also created to represent the loop header BB, if and only if there exists at least a

TIP i inside the loop with $i.\mu > 0$. When there is no TIP inside the loop, the loop gets abstracted in the TIPsGraph, like illustrated in Fig. 1b: the control flow of the loop is no longer detailed in the TIPsGraph, but the edge representing the transition between the last TIP before the loop and the first TIP after the loop accounts for the worst case loop duration.

3.3 Enumeration of Timed Execution Traces

The next step of the analysis is to enumerate execution traces from the TIPs-Graph. The result of this enumeration is an abstract representation of the possible execution traces of the task, with two interesting properties for our analysis purposes:

- It is centered around memory accesses: only memory access instructions are represented (and loop headers, when the loop body contains memory access instructions) in the traces. In particular, control flow divergence which does not lead to memory accesses is abstracted away, and accounted for in the WCETs between TIPs. This reduces the empirical complexity of the subsequent analyses.
- All transitions between TIPs are labelled with local WCETs. This guarantees that the abstraction used to represent the tasks execution is conservative: although not all actual execution traces are detailed in the analysis, the subset on which we work is a sound conservative approximation for WCET analysis. Moreover, in combination with the following steps (static scheduling, interference analysis, injection of synchronizations), this model is also sound for the analysis of interference.

We define a trace tr as a sequence of couples $(t,d) \in \mathcal{T} \times \mathbb{N}$, where t is a TIP and d is a conservative approximation of the worst case execution date of t.i in trace tr. For a trace $tr = [p_0, p_1, ..., p_n]$ with $\forall i \in [|0, n|], p_i = (t_i, d_i)$, we denote by last(tr) the element p_n . We also use $tr :: p_{k+1}$ to denote the trace obtained by concatenating trace tr with element p_{k+1} .




Fig. 2: Examples of enumerated traces from the TIPsGraphs of Fig. 1

Algorithm 1 Basic trace enumeration

```
1: Traces \leftarrow \emptyset
2: tr \leftarrow (i_{start}, 0)
3: WL \leftarrow \{(tr, e, []) \mid e \in \mathcal{E}_{TG} \land e.src = i_{start}\}
 4: while WL \neq [] do
       (tr, e, context) \leftarrow pop(WL)
 5:
        (i_{last}, d) \leftarrow last(tr)
 6:
 7:
       \triangleright Dealing with loops
 8:
       iteration \leftarrow pop(context)
9:
       if is\_loop\_head(e.dst) then
           if is\_return\_arc(e) then
10:
              if iteration = max\_bound(loop(e)) then
11:
12:
                 continue

ightharpoonup Not\ a\ valid\ trace:\ dump\ it
13:
              else
                 push(context, iteration + 1)
14:
                                                                          \triangleright Advance iteration counter
15:
              end if
16:
           else
              push(context, 0)
                                                                                 \triangleright Entering a new loop
17:
           end if
18:
19:
        \mathbf{else}
20:
           if is\_loop\_exit(e) then
              if iteration < min\_bound(loop(e)) then
21:
22:
                 continue
                                                                         \triangleright Not a valid trace: dump it
23:
              end if
           end if
24:
25:
        end if
26:
        \triangleright Adding a new element to the trace
27:
        tr \leftarrow tr :: (e.dst, d + e.w)
28:
        if e.dst = i_{end} then
29:
           Traces \leftarrow Traces \cup \{tr\}
30:
        else
31:
           WL \leftarrow WL \cup \{(tr, e_n, context) \mid e_n \in \mathcal{E}_{TG} \land e_n.src = e.dst\}
32:
        end if
33: end while
```

A basic enumeration algorithm is described in Algo. 1. It is a working list algorithm which performs a depth-first traversal of the TIPsGraph of a task. The working list contains triplets composed of a trace currently under construction, a TIPsGraph edge and a stack containing information regarding the current iteration of loops that are being traversed. The algorithm iteratively builds the set Traces of the enumerated traces. Initially, WL and Traces are empty. At each step of the process, the algorithm gets a trace under construction from WL, along with an edge from the TIPsGraph whose source node is the current last node of the trace, and the corresponding loop iteration context. From this, the trace is extended with the destination instruction of the edge, and pushes this new state on WL, along with all possible successor edges of the new last node of the trace. One trace is completed and thus added to the Traces set when the node i_{end} has been reached.

The tricky cases concern loop headers (L.8 to L.26): in order for the algorithm to finish, it is mandatory for the number of iterations of each loop of the task to be bounded (which is a basic requirement for WCET computation). When the trace enumeration reaches an edge whose destination node corresponds to a loop header (L.10), the algorithm checks (L.11) whether the arc in question is a return arc from inside the loop (marking the end of an iteration of the loop), or not (meaning the enumeration is entering the loop for the first iteration). If the enumeration just enters the loop, a new loop iteration context is created by pushing 0 (corresponding to the first iteration of the loop) on the context stack (L.18). The algorithm uses a stack so it can handle nested loops. If on the other hand, the current arc is a return arc, the algorithm checks if the current iteration corresponds to a valid execution: it must not exceed the maximum iteration bound for the loop. If the execution is invalid, the current trace is simply discarded (L.13), and the algorithm pops a new element from WL. In order to work, the algorithm must also be able to pop an element from the context stack when exiting a loop. This is done by detecting that the current edge exits from the loop (L.21), and by checking that the minimum iteration bound has been reached in the current stack (L.22). This minimum iteration bound is set to 0 by default, but the more precise it is, the better the outcome of the analysis.

Figure 2 displays 5 traces enumerated from the TIPsGraphs of Fig. 1. The last trace (at the bottom), labelled (b) is the only trace that can be enumerated from the TIPsGraph of Fig. 1b. The first element of the trace, i_{start} , corresponds to the start of the execution of the task at date 0. The next elements are the execution of $i_1.i$ at date 5, the execution of $i_2.i$ at date 693 and finally the end of the task at date 707. Traces (a1) to (a4) are a subset of all possible enumerated traces from the TIPsGraph of Fig.1a. In order to enumerate them, we assumed that the number of loop iterations varied at least between 0 iteration (trace (a1)) and 2 iterations (trace (a3)). Trace (a1) corresponds to the execution of the task when the loop is not executed. Traces (a2) and (a3) correspond to the execution of the task when the left branch of the loop is taken respectively once and twice before exiting the loop. Trace (a4) corresponds to the execution of the task when the right branch of the loop is taken once before exiting. Notice that

the dates for each element of these traces are worst case dates, meaning that the corresponding instructions can in practice execute before that date, but are guaranteed to never execute after. This means that any such trace covers multiple execution patterns, which reduces the empirical complexity of the next steps of the analysis (regardless of the analysis framework). However, three important issues must be raised at this point:

- Knowing only a worst case date for the memory accesses may increase the imprecision of the interference analysis, since it must consider that an access can occur at any time before the worst case date. One way to mitigate this issue is to inject synchronizations inside the code of the tasks to reduce the size of the time intervals during which accesses may occur.
- As illustrated by the 4 traces (a1) to (a4), the same instruction can have a different worst case date in different traces (e.g. $i_4.i$), which can also lead to imprecision in the interference analysis. Methods must be found to mitigate this issue, either at the code generation level (once again, synchronizations) or at the analysis level (careful accounting of the worst case number of memory access of the task on a given time interval).
- Enumerating traces when a loop has a different minimum and maximum iteration bounds dramatically increases the empirical complexity of the enumeration algorithm: the enumeration of all possible sub-traces after the exit of the loop must be performed entirely as many times as there are ways to exit the loop (i.e. for each iteration between the minimum and maximum loop bound), even though the enumeration of these sub-traces is exactly the same each time, since they correspond to exactly the same portion of the TIPsGraph (when infeasible paths are not considered). In the given example, the portion of the TIPsGraph located after the loop is very small, but in practice we have noticed that it is not the case for arbitrary applications, and that the enumeration may become infeasible in acceptable time when the min and max bounds for a loop differ too much.

The enumerated traces are a first, rather raw representation of the timing and memory access profile of the tasks of the analyzed system. They can be used to perform a WCRT analysis following the method described in [5], even though caution must be taken: these are not real execution traces, but worst-case approximations of execution traces. This means that the method of [5] will have to be adapted to take into account this specificity, or that synchronizations will have to be added to the task code in order to enforce some of the worst case dates for the memory accesses.

In the TIPs framework however, the objective is to perform static scheduling, in order to analyze and try to limit the interference between tasks. To do so, we need to transform the enumerated traces into entities that will be practical to schedule, such as temporal segments.

3.4 Temporal Segments

We now present the kind of temporal segments that are used in the TIPs framework in order to represent the time and memory access profile of tasks and to

statically schedule them. A temporal segment s_i is a triplet $(s_i.start, s_i.dur, s_i.\mu)$ where $s_i.start$ is the start date of the segment, $s_i.dur$ is its duration, and $s_i.\mu$ is a map which contains the number of memory accesses that can happen on the time interval $[s_i.start, s_i.start + s_i.dur]$ for each trace. In the following, we also denote by $s_i.end = s_i.start + s_i.dur$ the end date of segment s_i .

Any task τ (resp. any enumerated trace $tr \in Traces(\tau)$) can be abstracted using a sequence of segments $Segs_{\tau} = [s_0(\tau), ..., s_n(\tau)]$ (resp. $Segs_{tr} = [s_0(tr), ..., s_k(tr)]$), with the property that segments of a sequence do not overlap and the first segment starts at date 0 i.e. $s_0(\tau).start = 0$ and $\forall i \in [|1, n|], s_i(\tau).start \geq s_{i-1}(\tau).end$.

The shape of the segments sequence of each task will have an impact on the scheduling and interference analysis phase. A trade-off must be found between:

- The number of segments for each task. Scheduling elements (tasks, or segments) on a multi-core target is a NP-hard problem, so increasing the number of segments to schedule can increase the time it takes to build a schedule, potentially to a point where it is no longer feasible in practice.
- The length of the segments. During the interference analysis, any two segments from different tasks scheduled on overlapping time intervals on different cores will be considered as being in interference. By definition, smaller segments occupy a core for less time than larger segments, and are thus less exposed to interference from other cores. Moreover, smaller segments offer more flexibility to the scheduler to reduce the impact of interference.
- The worst case number of memory accesses on each segment. The length of the segments and the number and position of the synchronizations used to enforce them have an impact on the number of memory accesses attributed to each segment. This number must be conservative for each segment, so a memory access from a single instruction can be counted in multiple segments if the execution date of the instruction cannot be proven to happen in the time interval of only one segment. This can increase the imprecision of the method if one is not careful when shaping the segments and selecting the synchronization points.
- The number of synchronizations that will be required to guarantee that the code corresponding to the segments does not start before it is intended to. Each synchronization corresponds to additional code for the task, so their number must remain limited. Without optimization, code must be added (automatically) to the task code to ensure that in each execution trace a synchronization will be executed to enforce the start date of each segment.

In the remainder of this section, we provide algorithms that enable the extraction of valid segment representations for tasks. These are baseline algorithms which do not perform any optimization with regard to the aforementioned trade-offs. In the description of the algorithms we use the empty sequence ([]) and concatenation of an element e at the right-end of a sequence seq (::).

These algorithms rely on the *Intersect* operator which is defined in Def. 1. This operator computes the intersection of two segments: if the segments correspond to non-overlapping time intervals, the return value is empty. Otherwise,

the operator returns a segment whose time interval is the intersection of the time intervals of the two input segments, and its summary of worst case number of memory accesses is the union of the summaries of worst case memory accesses of the input segments. Our algorithms also use the Segments procedure described in Algo. 3. This procedure transforms a trace tr of a task τ into a sequence of segments in the following manner: for each node n in the trace, it creates two segments: s_1 which starts at the date of the node, spans the worst case duration of the accesses of this node and has $s_1.\mu = \{tr: n.\mu\}$ (marking that on this time interval trace tr makes at most $n.\mu$ accesses), and s_2 which starts just after and spans until the date of the next node and has $s_2.\mu = \{tr: 0\}$. The procedure is also called with parameter d_{max} which is the maximum of the dates of the last nodes of all traces of τ (i.e. the WCET of τ in the absence of interference). This is used to extend the last segment so that it spans until d_{max} .

Definition 1. $\forall s_i, s_j \in Segs, Intersect(s_i, s_j) =$

```
\begin{cases} \emptyset & if \ s_i.start \geq s_j.end \lor s_j.start \geq s_i.end \\ (s_i.start, s_i.dur, s_i.\mu \cup s_j.\mu) & if \ s_i.start \geq s_j.start \land s_j.end \geq s_i.end \\ (s_i.start, s_j.end - s_i.start, s_i.\mu \cup s_j.\mu) & if \ s_i.start \geq s_j.start \land s_i.end \geq s_j.end \\ (s_j.start, s_i.end - s_j.start, s_i.\mu \cup s_j.\mu) & if \ s_i.start < s_j.start \land s_i.end \leq s_j.end \\ (s_j.start, s_j.dur, s_i.\mu \cup s_j.\mu) & if \ s_i.start < s_j.start \land s_i.end > s_j.end \end{cases}
```

The top-level algorithm is described in Algo. 2: starting with an arbitrary trace tr_1 from the set of traces of τ , it transforms tr_1 into a segments representation using procedure Segments (described in Algo. 3): $Segs_{\tau}$. Then each other trace tr_i of τ is transformed into a sequence of segments, and $Segs_{\tau}$ is updated with the intersection of the current segments of $Segs_{\tau}$ and the segments that represent tr_i . When this is done, a procedure tries to reduce the number of

Algorithm 2 Segments creation for a task

```
Require: Traces(\tau), tr_1 \in Traces(\tau), \Delta \in \mathbb{N}, d_{max} \in \mathbb{N}

Ensure: Segs_{\tau}

1: Segs_{\tau} = Segments(tr_1, d_{max})

2: for all tr_i \in Traces(\tau), tr_i \neq tr_1 do

3: Segs_{\tau} \leftarrow Intersect(Segs_{\tau}, Segments(tr_i, d_{max}))

4: end for

5: Segs_{\tau} \leftarrow Fusion(Segs_{\tau}, \Delta)

6: return Segs_{\tau}
```

segments using a minimum size Δ , by :

- preserving all segments s with $max_access(s) = 0$ and $s.dur \ge \Delta$,
- for all other segments, fusing consecutive segments until the result of the fusion has a length of at least Δ or there is no more available segment to

fuse. When fusing segments, the information about the worst case number of memory accesses is combined trace-wise instead of blindly summed in order to limit over-approximations.

We illustrate this algorithm in the examples of Fig. 3. Segment sequences (S_{a1}) and (S_{a2}) are extracted directly from traces (a1) and (a2) of Fig. 2 using Algo. 3. The result of their intersection is provided as (S_{a1+a2}) . In this sequence, the first access is displayed in gray to show that this segment corresponds to either one access from trace (a1) or one access from trace (a2). The sequence labelled (S_a) is obtained by iterating the intersection of the traces (a1), (a2), (a3) and (a4). Different colors mean that accesses from different traces may occur. Finally trace (S'_a) is obtained by fusing together the smaller segments and preserving large segments which are guaranteed to not perform any memory access.

Algorithm 3 Extract a segments representation for a single trace




Fig. 3: Examples of memory access profiles obtained from the traces of Fig. 2

4 Exploitation of the Memory Access Profiles

In this section we conclude the description of the TIPs framework by a quick discussion about the uses that can be made of the enumerated traces and segments in order to perform an interference-aware analysis of the task system. We thus discuss how the enumerated traces and segments representations can be fed to various "back-ends" such as static schedulers or the WCRT analysis frameworks described in Sec. 2.

4.1 Interference Analysis for Static Scheduling

Regardless of the task model (single period, sporadic, multi-periodic, dependent or independent tasks) any existing static scheduling method can be adapted to the TIPs model: instead of scheduling one time interval for a task as in classical models, all segments for a task are scheduled in order. The potential interference is computed using the information contained in the segments, and must reflect the bus arbitration policy. Only segments scheduled on separate cores and whose time intervals overlap are considered to interfere. The potential interference is accounted for either by increasing the size of the segments on-the-fly (e.g. [4,7]), or by consuming an interference budget which can be added to the tasks' WCET prior to scheduling [6] (e.g. a 10% overhead on the computed WCET for interference tolerance).

4.2 Multi-core WCRT Analysis Techniques

In order to use the interference formulas presented in [5] (at least for the part regarding interference on the buses and memories), an upper bound on the number of accesses that can be made in any time-interval of any size must be found for each task. In the TIPs framework, this information is available at 2 different abstraction levels: the enumerated worst-case traces (Sec. 3.3) which offer a finer level of granularity, and thus can lead to more precise bounds at the cost of a more complex computation, and the segments (Sec. 3.4) which represent the memory access profiles at a higher level of abstraction. In both cases, since the timings obtained in the TIPs framework are worst-case dates, synchronizations must be added to the code to be able to lower-bound with certainty the occurrence of accesses in time. The same is true for the real-time calculus method of [17], for which the segment representation obtained through the TIPs framework is a natural input format.

5 Conclusion and Future Works

We presented the TIPs framework: a collection of models and algorithms for the extraction of precise timing and memory access profiles of real-time tasks. For each level of abstraction, we provided a formalization of the corresponding models and algorithms, as well as a discussion on the cost of the presented abstractions. We finally discussed how the obtained memory access profiles could be used as inputs for existing state-of-the-art analysis frameworks and tools. In the future, we will work on optimizations and the evaluation of their impact on the different "back-ends". In particular, we are currently working on a multicriterion optimization of the transformation of enumerated traces into segments, trying to minimize the overestimation of the number of accesses in each segment and the number of synchronizations to add to the tasks' code.

References

- 1. absInt aiT. https://www.absint.com/ait/index.htm
- 2. Altmeyer, S., Maiza, C.: Cache-related preemption delay via useful cache blocks: Survey and redefinition. Journal of Syst. Arch. - Embedded Systems Design
- Ballabriga, C., Cassé, H., Rochange, C., Sainrat, P.: OTAWA: an Open Toolbox for Adaptive WCET Analysis (regular paper). In: IFIP Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS) (2010)

- 4. Carle, T., Cassé, H.: Reducing Timing Interferences in Real-Time Applications Running on Multicore Architectures. In: 18th International Workshop on Worst-Case Execution Time Analysis (WCET 2018)
- Davis, R.I., Altmeyer, S., Indrusiak, L., Maiza, C., Nélis, V., Reineke, J.: An extensible framework for multicore response time analysis. Real Time Syst. (2018)
- Didier, K., Potop-Butucaru, D., Iooss, G., Cohen, A., Souyris, J., Baufreton, P., Graillat, A.: Correct-by-construction parallelization of hard real-time avionics applications on off-the-shelf predictable hardware (2019)
- Dupont de Dinechin, M., Schuh, M., Moy, M., Maiza, C.: Scaling up the memory interference analysis for hard real-time many-core systems. In: 2020 Design, Automation Test in Europe Conference Exhibition (DATE) (2020)
- 8. Durrieu, G., Faugère, M., Girbal, S., Gracia Pérez, D., Pagetti, C., Puffitsch, W.: Predictable flight management system implementation on a multicore processor. In: ERTS'14 (2014)
- Hahn, S., Jacobs, M., Reineke, J.: Enabling compositionality for multicore timing analysis. In: Proceedings of the 24th International Conference on Real-Time Networks and Systems, RTNS '16 (2016)
- 10. Hahn, S., Reineke, J.: Design and analysis of SIC: a provably timing-predictable pipelined processor core. Real Time Systems (2020)
- 11. Joseph, M., Pandya, P.: Finding Response Times in a Real-Time System. The Computer Journal (1986)
- 12. Liu, I., Reineke, J., Lee, E.A.: A pret architecture supporting concurrent programs with composable timing properties. In: 2010 Conference Record of the Forty-Four Asilomar Conference on Signals, Systems and Computers (2010)
- 13. Lv, M., Guan, N., Reineke, J., Wilhelm, R., Yi, W.: A survey on static cache analysis for real-time systems. Leibniz Transactions on Embedded Systems (2016)
- 14. Maiza, C., Rihani, H., Rivas, J.H., Goossens, J., Altmeyer, S., Davis, R.: A survey of timing verification techniques for multi-core real-time systems. ACM Comp. Surv. (2019)
- Pagetti, C., Forget, J., Falk, H., Oehlert, D., Luppold, A.: Automated generation of time-predictable executables on multicore. In: Proceedings of the 26th International Conference on Real-Time Networks and Systems (RTNS '18) (2018)
- 16. Pellizzoni, R., Betti, E., Bak, S., Yao, G., Criswell, J., Caccamo, M., Kegley, R.: A predictable execution model for cots-based embedded systems. In: RTAS (2011)
- 17. Pellizzoni, R., Schranzhofer, A., Caccamo, M., Thiele, L.: Worst case delay analysis for memory interference in multicore systems. In: 2010 Design, Automation Test in Europe Conference Exhibition (DATE 2010). pp. 741–746 (2010)
- 18. Rouxel, B., Skalistis, S., Derrien, S., Puaut, I.: Hiding Communication Delays in Contention-Free Execution for SPM-Based Multi-Core Architectures. In: 31st Euromicro Conference on Real-Time Systems (ECRTS 2019) (2019)
- Schoeberl, M., Abbaspour, S., Akesson, B., Audsley, N., Capasso, R., Garside, J., Goossens, K., Goossens, S., Hansen, S., Heckmann, R., Hepp, S., Huber, B., Jordan, A., Kasapaki, E., Knoop, J., Li, Y., Prokesch, D., Puffitsch, W., Puschner, P., Rocha, A., Silva, C., Sparsø, J., Tocchi, A.: T-crest: Time-predictable multi-core architecture for embedded systems. Journal of Systems Architecture (2015)
- Thiele, L., Chakraborty, S., Naedele, M.: Real-time calculus for scheduling hard real-time systems. In: in ISCAS (2000)