index - Equipe Secure and Safe Hardware

 

Dernières publications

Mots clés

Reliability FDSOI Writing Machine learning Side-Channel Analysis SCA Embedded systems Logic gates Security services Dynamic range Randomness Side-Channel Analysis Power-constant logic Temperature sensors Linearity CRT Masking Process variation Fault attacks Authentication MRAM Fault injection attack Information leakage Power demand TRNG Side-channel analysis EMFI Countermeasure Confusion coefficient Simulation Energy consumption Intrusion detection ASIC Voltage GSM SoC Loop PUF Routing Masking countermeasure Countermeasures Image processing Side-Channel Attacks Hardware security Random access memory Security Hardware Circuit faults Internet of Things Costs Fault injection Reverse engineering OCaml Magnetic tunnel junction Elliptic curve cryptography Defect modeling Formal proof Training PUF Side-channel attacks SCA Filtering Dual-rail with Precharge Logic DPL Field Programmable Gates Array FPGA Coq SCA CPA Switches Cryptography Aging Electromagnetic DRAM Transistors Side-channel attack Convolution Signal processing algorithms Memory Controller Security and privacy Application-specific VLSI designs Magnetic tunneling Computational modeling Reverse-engineering Resistance 3G mobile communication STT-MRAM Sensors Differential power analysis DPA Differential Power Analysis DPA Field programmable gate arrays Side-channel attacks Robustness Neural networks RSA Mutual Information Analysis MIA Gem5 Estimation Protocols Asynchronous Formal methods AES Receivers Lightweight cryptography FPGA

 

Documents avec texte intégral

217

Références bibliographiques

435

Open access

41 %

Collaborations